

Power 56



Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage		60	V		
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
I <sub>D</sub>	Drain Current -Continuous (Package limited)	$T_{C} = 25^{\circ}C$		49		
	-Continuous (Silicon limited) T <sub>C</sub> = 25°C			88	•	
	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	13.6	— A	
	-Pulsed			100		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	600	mJ	
P <sub>D</sub>	Power Dissipation	$T_{C} = 25^{\circ}C$		104	W	
	Power Dissipation	$T_A = 25^{\circ}C$	(Note 1a)	2.5		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150	°C	

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	C/VV

# **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS5352	FDMS5352	Power 56	13"	12mm	3000 units

1


$3V_{DSS}$ $\Delta T_J$ $\Delta T_J$ DSS GSS <b>On Chara</b> $\sqrt{GS(th)}$ $\Delta V_{GS(th)}$ $\Delta T_J$ DS(on) $\Delta FS$	Interistics         Drain to Source Breakdown Voltage         Breakdown Voltage Temperature         Coefficient         Zero Gate Voltage Drain Current         Gate to Source Leakage Current         Interistics         Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$\begin{split} & I_{D} = 250\mu\text{A}, V_{GS} = 0\text{V} \\ & I_{D} = 250\mu\text{A}, \text{ referenced to } 25^{\circ}\text{C} \\ & V_{GS} = 0\text{V}, V_{DS} = 48\text{V}, \\ & V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V} \\ & \\ & V_{GS} = V_{DS}, \ I_{D} = 250\mu\text{A} \\ & I_{D} = 250\mu\text{A}, \text{ referenced to } 25^{\circ}\text{C} \\ & \\ & V_{GS} = 10\text{V}, \ I_{D} = 13.6\text{A} \\ & V_{GS} = 4.5\text{V}, \ I_{D} = 12.3\text{A} \\ \end{split}$	60	57 57 1.8 -6.6	1 ±100	V mV/°C μA nA
$\frac{\Delta W_{DSS}}{\Delta T_{J}}$ DSS GSS Dn Chara $\frac{\sqrt{GS(th)}}{\Delta V_{GS(th)}}$ DS(on) DS(on) DFS	Breakdown Voltage Temperature         Coefficient         Zero Gate Voltage Drain Current         Gate to Source Leakage Current         Interstics         Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$I_{D} = 250 \mu A, \text{ referenced to } 25^{\circ}\text{C}$ $V_{GS} = 0V, V_{DS} = 48V,$ $V_{GS} = \pm 20V, V_{DS} = 0V$ $V_{GS} = V_{DS}, I_{D} = 250 \mu A$ $I_{D} = 250 \mu A, \text{ referenced to } 25^{\circ}\text{C}$ $V_{GS} = 10V, I_{D} = 13.6A$		1.8	±100	mV/°C μA nA
$\frac{\Delta W_{DSS}}{\Delta T_{J}}$ DSS GSS Dn Chara $\frac{\sqrt{GS(th)}}{\Delta V_{GS(th)}}$ DS(on) DS(on) DFS	Coefficient         Zero Gate Voltage Drain Current         Gate to Source Leakage Current         Interstics         Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$V_{GS} = 0V, V_{DS} = 48V,$ $V_{GS} = \pm 20V, V_{DS} = 0V$ $V_{GS} = V_{DS}, I_D = 250\mu A$ $I_D = 250\mu A, referenced to 25^{\circ}C$ $V_{GS} = 10V, I_D = 13.6A$	1.0	1.8	±100	μA nA
GSS Dn Chara $\sqrt{GS(th)}$ $\Delta V_{GS(th)}$ $\Delta T_J$ DS(on) DS(on)	Gate to Source Leakage Current         Incteristics         Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$V_{GS} = \pm 20V, V_{DS} = 0V$ $V_{GS} = V_{DS}, I_D = 250\mu A$ $I_D = 250\mu A,$ referenced to 25°C $V_{GS} = 10V, I_D = 13.6A$	1.0	_	±100	nA
Dn Chara $\frac{\sqrt{GS(th)}}{\Delta V_{GS}(th)}$ $\Delta T_J$ DS(on) DFS	Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$V_{GS} = V_{DS}, I_D = 250\mu A$ $I_D = 250\mu A$ , referenced to 25°C $V_{GS} = 10V, I_D = 13.6A$	1.0	_		1
$J_{GS(th)}$ $\Delta V_{GS(th)}$ $\Delta T_J$ DS(on) DFS	Gate to Source Threshold Voltage         Gate to Source Threshold Voltage         Temperature Coefficient         Static Drain to Source On Resistance	$I_D = 250\mu$ A, referenced to 25°C $V_{GS} = 10$ V, $I_D = 13.6$ A	1.0	_	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$ DS(on)	Gate to Source Threshold Voltage Temperature Coefficient Static Drain to Source On Resistance	$I_D = 250\mu$ A, referenced to 25°C $V_{GS} = 10$ V, $I_D = 13.6$ A	1.0	_	3.0	I V
ΔT <sub>J</sub> DS(on) DFS	Temperature Coefficient Static Drain to Source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 13.6A		-6.6		
ĴFS				0.0		mV/°C
ĴFS		1/2 = -451/1 = -1220		5.6	6.7	
	5 17 17			6.7	8.2	mΩ
		$V_{GS} = 10V, I_D = 13.6A, T_J = 125^{\circ}C$		9.7	11.6	
Dynamic	Forward Transconductance	$V_{DD} = 5V, I_D = 13.6A$		76		S
	Characteristics					
2 <sub>iss</sub>	Input Capacitance			5220	6940	pF
C <sub>oss</sub>	Output Capacitance	─ V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V, f = 1MHz		410	545	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			225	335	pF
۲ <sub>g</sub>	Gate Resistance	f = 1MHz		1.3		Ω
witching	g Characteristics					
d(on)	Turn-On Delay Time			19	34	ns
r	Rise Time	$V_{DD} = 30V, I_D = 13.6A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		11	21	ns
d(off)	Turn-Off Delay Time			58	93	ns
f	Fall Time			7	15	ns
ג <sup>מ</sup>	Total Gate Charge	V <sub>GS</sub> =0Vto10V		93	131	nC
λ <sup>g</sup>	Total Gate Charge	$V_{GS} = 0V \text{ to } 5V$ $V_{DD} = 30V,$		48	67	nC
Ω <sub>gs</sub>	Gate to Source Charge	I <sub>D</sub> = 13.6A		14		nC
⊇ <sub>gd</sub>	Gate to Drain "Miller" Charge	-		17		nC
·	uree Diede Cheresteristics			1		
Jain-Sol				0.0	10	1
/ <sub>SD</sub>	Source to Drain Diode Forward Voltage					V
	Reverse Recovery Time					ns
		I <sub>F</sub> = 13.6A, di/dt = 100A/μs				nC
OTES:	, ,					
/ <sub>SD</sub> rr Q <sub>rr</sub> OTES:	Reverse Recovery Time Reverse Recovery Charge	d on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is g mounted on a	b. 125°0	0.8 0.7 39 48 by design wh	ounted on a	eterr

2. Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

3. Starting  $T_J$  = 25°C, L = 3mH,  $I_{AS}$  = 20A,  $V_{DD}$  = 60V,  $V_{GS}$  = 10V


©2008 Fairchild Semiconductor Corporation FDMS5352 Rev.C

www.fairchildsemi.com



©2008 Fairchild Semiconductor Corporation FDMS5352 Rev.C


www.fairchildsemi.com




©2008 Fairchild Semiconductor Corporation FDMS5352 Rev.C

www.fairchildsemi.com

FDMS5352 N-Channel Power Trench<sup>®</sup> MOSFET





©2008 Fairchild Semiconductor Corporation

FDMS5352 N-Channel Power Trench<sup>®</sup> MOSFET



SEMICONDUCTOR

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

ACEx® FPS™ PDP-SPM™ The Power Franchise<sup>®</sup> Build it Now™ F-PFS™ Power-SPM™ bwer **p**( CorePLUS™ **FRFET**® PowerTrench<sup>®</sup> franchise CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinvBoost™ **QFET**® CROSSVOLT™ Green FPS™ TinyBuck™ QS™ TinyLogic® CTL™ Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ **EcoSPARK**<sup>®</sup> IntelliMAX™ RapidConfigure™ TinyPower™ EfficentMax™ **ISOPLANAR**<sup>™</sup> Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ \* MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ SPM<sup>®</sup> MicroFET™ W MicroPak™ STEALTH™ airchild® UHC® MillerDrive™ SuperFET™ Fairchild Semiconductor® MotionMax<sup>™</sup> SuperSOT™-3 Ultra FRFET™ FACT Quiet Series™ Motion-SPM<sup>™</sup> UniFET™ SuperSOT<sup>™</sup>-6 FACT® SuperSOT™-8 **OPTOLOGIC**<sup>®</sup> VCX™ FAST® **OPTOPLANAR<sup>®</sup>** SuperMOS™ VisualMax™ FastvCore™ FlashWriter<sup>®</sup> \*

\* EZSWITCH™ and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be pub- lished at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.